WO 2005/091100 PCT/EP2005/002819 - 1 -

Title: Low Drop-out DC Voltage Regulator

Description

5

10

15

20

25

Field of the invention

This invention relates to a DC voltage regulator and particularly to a low dropout (LDO) voltage regulator.

Background of the invention

A DC voltage regulator provides to a load a well-specified and stable DC ('direct current') output voltage whose fluctuations from a nominal value are low compared to fluctuations of the power supply that is regulated. The operation of the regulator is based on feeding back an error signal whose value is a function of the difference between the actual output voltage and the nominal value, which is amplified and used to control current flow through a pass device (such as a power transistor) from the power supply to the load. The drop-out voltage is the value of the difference between the power supply voltage and the desired regulated voltage below which regulation is lost. A low drop-out voltage regulator continues to regulate the output voltage effectively until the power supply voltage reduces to a value close to the desired regulated value. A low drop-out voltage regulator is therefore particularly useful in applications where it is powered by the same power supply used to supply the load, since it continues to function almost until the power supply becomes too low to supply the load at the desired voltage in any case.

The low drop-out nature of the regulator makes it appropriate (over other types of regulators such as dc-dc converters and switching regulators) for use in many applications such as automotive, portable, and industrial applications with an internal power supply, especially a battery. In the automotive industry, the low drop-out voltage is necessary during cold-crank conditions where an automobile's battery voltage of nominally 12V can drop below 6V, for example. Demand for LDO voltage regulators is also apparent in hand held battery operated products (such as cellular phones, pagers, camera recorders and laptop computers).

A known LDO voltage regulator comprises a comparator, which is a differential voltage amplifier that produces the feedback error signal by comparing a voltage related to the output voltage to a reference voltage, an intermediate buffer stage responsive to the differential amplifier output, the pass device, and a bypass capacitor coupled to the load. These elements constitute a regulation loop which provides voltage regulation.

In many known LDO voltage regulators, the bypass capacitor has to have a large capacitance to ensure stability of the operation of the regulator, which is costly, especially since this usually requires the use of an external capacitor. Not only is the cost of the capacitor component itself higher if the component is larger but also the component occupies more space on the circuit board of the regulator. These factors are aggravated if a given device needs several voltage regulators. Moreover, design of the regulator is often complex, and the design complexity increases with the number of different poles in the regulator and with the effects of parasitic impedances and manufacturing tolerances.

There is a need for an LDO voltage regulator that alleviates some or all of the above disadvantages.

Summary of the invention

5

10

15

20

The present invention provides a low drop-out voltage regulator as described in the accompanying claims.

Brief description of the drawings

Figure 1 is a schematic circuit diagram of a known LDO voltage regulator,

Figure 2 is a modelised graph of the gain of the feedback loop of the regulator of Figure 1 as a function of frequency,

25 Figure 3 is a schematic circuit diagram of another known LDO voltage regulator,

Figure 4 is a modelised graph of the gain of the feedback loop of the regulator of Figure 3 as a function of frequency,

WO 2005/091100 PCT/EP2005/002819 - 3 -

Figure 5 is a schematic circuit diagram of an LDO voltage regulator in accordance with one embodiment of the invention, given by way of example,

Figure 6 is a stability analysis equivalent block diagram of the regulator of Figure 5, and

Figure 7 is a modelised graph of transfer functions of the feedback loop of the regulator of Figure 5 as a function of frequency.

<u>Detailed description of the preferred embodiments</u>

5

10

15

20

25

30

Figure 1 shows a known LDO voltage regulator that comprises a differential voltage amplifier 1 including a PMOS transistor pair T1, T2 whose source-drain paths are connected in series with a constant current source IS and with respective NMOS transistors T3 and T4 whose gates are connected to the connection between the drains of transistors T1 and T3, the output of the amplifier 1 being taken from the connection between the drains of transistors T2 and T4. The regulator of Figure 1 also includes an intermediate buffer stage 2 including transistors T5, T6 whose source-drain paths are connected in series across the power supply VSupply, and a pass device T7 which is a PMOS power transistor whose source-drain path is connected between the power supply VSupply and the load, the gates of transistors T6 and T7 being connected to the connection between the drains of transistors T5 and T6. A large external bypass capacitor CL having an equivalent series resistance ESR is connected in parallel with the load.

The differential amplifier 1 receives a BandGap reference voltage Vbg, on one differential input and on the other differential input receives a voltage proportional to the output voltage of the regulator from a voltage divider comprising two resistors R1 and R2 connected in series across the regulator output. The output voltage of the differential amplifier 1 at the connection between the PMOS transistor T2 and the NMOS transistor T4 is applied to the gate of the NMOS transistor T5 and the transistors T5, T6 then apply this voltage to the gate of the pass device T7. These elements constitute a regulation loop which provides low drop-out DC voltage regulation of the output voltage applied to the external bypass/load capacitor CL. The regulator is supplied with a supply voltage VSupply,

WO 2005/091100 PCT/EP2005/002819
- 4 -

for example from a battery, through a current source IS. The battery also supplies power to the load through the pass device T7 of the regulator.

Figure 2 shows a modelised graph of the gain A of the voltage regulation loop against frequency f. Fpout is a dominant pole created by the bypass capacitor CL and depends on the values of CL and the impedance presented by the load (represented here as a resistance RL), Zesr is a 'zero' created by the equivalent series resistance ESR of the output capacitor CL and depends on the values of CL and ESR, Fpdiff is a further sub-dominant pole created by the differential amplifier 1 and Fpint is a further sub-dominant pole created by the intermediate stage 2, depending on the value of RL and the size of the pass device T7. It will be appreciated that the use of device T6 in the intermediate stage 2 in addition to the device T5 allows pole tracking of the poles Fpout and Fpin as shown by the arrowed dashed lines in Figure 2 in response to changes in the current in the load.

The gain bandwidth *GBW* of the regulator is given by:

5

10

20

25

15
$$GBW = \frac{A_1 \cdot A_2 \cdot gm_p}{2 \cdot \pi \cdot C_L}$$
 Equation 1

where A_1 is the gain of the differential amplifier 1, A_2 is the gain of the intermediate buffer 2, and gm_p is the transconductance of the pass device T7.

It is found that, to ensure stability, the loop gain must be below 0dB when the pole Fpint becomes influential and that the ESR 'zero' Zesr must be situated close to the pole Fpdiff. Both of these requirements necessitate a large value for the capacitance CL and, in a practical example of this regulator, the value of the capacitance CL is at least 10µF per 100mA of output current.

Some reduction in the bypass capacitance CL is obtained by the known regulator shown in Figure 3. This regulator comprises a DC voltage feedback loop similar to the feedback loop in the regulator of Figure 1 and comprising the resistors R1 and R2, a differential amplifier 1 similar to the differential amplifier 1 of Figure 1 and a buffer 2 similar to the buffer 2 of Figure 1. The load 3 is represented in Figure 3 as a current source, illustrating the more general case where the load presents more than passive impedance.

WO 2005/091100 PCT/EP2005/002819 - 5 -

In addition, the regulator of Figure 3 comprises an AC feedback loop including in series a capacitor Cf and a resistor Rf connected to the source of the DC voltage reference Vref, and a further voltage differential amplifier 4, similar to the differential amplifier 1 of Figure 1, whose input is responsive to the voltage across the resistor Rf, and hence to the current flowing in the resistor Rf, and whose output is also connected to the input of the buffer 2.

5

10

15

20

25

30

It is found that the AC feedback loop with the bypass capacitance Cf creates a very low frequency dominant pole in the DC feedback loop, so that the regulator is stable with smaller values of the bypass capacitor CL than in the regulator of Figure 1. However, it is also found that, when the bypass capacitor CL is further reduced, the output pole comes closer to the input poles and, since there are too many poles in the capacitive feedback loop with this configuration, the result is that the capacitive feedback loop becomes unstable. This appears in the overall loop response as a peak in the gain at a high frequency, as shown in Figure 4. In a practical example of this regulator, the value of the capacitance CL still needs therefore to be at least 1µF per 100mA of output current.

Figure 5 shows an example of a low drop-out DC voltage regulator in accordance with one embodiment of the present invention. This regulator includes a pass device T7 controlled by an inverting buffer 2, like the regulators of Figures 1 and 3. However the output voltage Vout from the regulator output is sensed through a resistive feedback path 5 and a capacitive feedback path 6 in parallel at a common point 7. A differential voltage amplifier 8 amplifies any difference in voltage between the common point 7 and a reference voltage Vref. This difference is applied to the gate of a first NMOS transistor 9 of a current mirror pair that also includes a second NMOS transistor 10. The source-drain conductive path of the first NMOS transistor 9 is connected between the common point 7 and ground and its gate is supplied by the output of the differential amplifier 8. The output voltage of the amplifier 8 is also applied to the gate of the second NMOS transistor 10, whose source-drain conductive path is connected in series with a source 11 of a constant current equal to Vref/R1 between the power supply Vsupply and ground. The connection 12 between the second NMOS transistor 10 and the constant

WO 2005/091100 PCT/EP2005/002819 - 6 -

current source 11 is connected to the gate of the NMOS transistor T5 as input to the inverting buffer 2.

In operation, the first NMOS transistor 9 conducts the feedback current flowing in the parallel feedback paths of resistor 5 and capacitor 6 and maintains the voltage of the common point 7 substantially equal to the reference voltage Vref, due to the amplification of any voltage difference by the amplifier 8 applied to the gate of the first NMOS transistor 9. The same output voltage of the amplifier 8 applied to the gate of the second NMOS transistor 10 causes the second NMOS transistor 10 to conduct the same current. Any difference between the current (Vout-Vref)/R2 flowing in the second NMOS transistor 10, mirrored from the first NMOS transistor 9, and the current Vref/R1 from the current source 11 constitutes an error signal applied to the buffer 2. The connection 12 presents a high impedance, so that the error signal appears as an error voltage.

5

10

15

20

25

30

The buffer 2 responds to the error signal at the connection 12 corresponding to any difference between the current (Vout-Vref)/R2 flowing in the second NMOS transistor 10, mirrored from the first NMOS transistor 9, and the current Vref/R1 from the current source 11. The feedback loop acts to modify the regulator output voltage Vout until the error signal is zero, when

$$\frac{Vout - Vref}{R2} = \frac{Vref}{R1} \Rightarrow Vout = Vref \left(1 + \frac{R2}{R1} \right)$$
 Equation 2

The presence of the capacitive feedback path including the capacitor 6 forms a very low frequency, dominant pole in the feedback loop. The capacitive path is embedded in the current feedback structure so it has a larger bandwidth and one less pole than a capacitive loop in a voltage feedback structure. This improves the stability of the capacitive path and removes the peaking in the response of the feedback loop that is encountered with the regulator of Figure 3.

A small capacitor 13 in series with the conductive path of an NMOS transistor 14 are connected in parallel with the conductive path of the second transistor 10 between the connection point 12 and ground. The gate of the transistor 14 is connected to the connection point 12, so that the transistor 14 acts to present a low resistance that varies as a function of the voltage applied to the gates of the

transistors Rz1 and T5, which varies as a function of the output current drawn by the load. The capacitor 13 and transistor 14 reduce the feedback loop gain at high frequencies, where poles due to parasitic capacitances are likely to appear.

Figure 6 shows an equivalent block diagram for the purposes of stability analysis of the regulator of Figure 5. The symbols used in Figure 6 have the following meanings:

ro1 = equivalent resistance at the connection point 12, forming a high impedance node

 Gm_p = transconductance of the T7Pass Device

RL = resistance of the load 3

5

20

25

R2 = resistance of the resistor 5

C2 = capacitance of the capacitor 6

A2 = gain of the inverting buffer 2

 $Tv \Rightarrow$ time constant of the pole formed by the current mirror pair 9 and 10 driven by the amplifier 8

 $T1 = ro1.C1 \Rightarrow$ time constant of the pole formed by the capacitor 13 with the equivalent resistance ro1 at the connection point 12

 $Tz1 = Rz1.C1 \Rightarrow$ time constant of the 'zero' formed by the capacitor 13 with the resistance Rz1 of the transistor 14 at the connection point 12

 $T2 \Rightarrow$ time constant of the pole formed by the inverting buffer 2

 $TL = RL.CL \Rightarrow$ time constant of the output pole including the load and the bypass capacitor CL

 $H_T(s)$ = overall transfer function of the regulator observed by exciting the open-circuit resistive feedback path with the capacitive feedback path through the capacitor 6 active.

 $H_R(s)$ = transfer function of the regulator observed by exciting the open-circuit resistive feedback path with the capacitive feedback path through the capacitor 6 open circuit

 $H_C(s)$ = transfer function of the regulator observed by exciting the open-circuit capacitive feedback path with the resistive feedback path through the resistor 6 open circuit.

The overall transfer function is given by

5
$$H_T(s) = \frac{H_R(s)}{(I + H_c(s))}$$
 Equation 3

where

$$H_R(s) = \frac{-\frac{ro_1}{R2} \cdot A2 \cdot gm_P \cdot RL \cdot (1 + Tz_1.s)}{(1 + T1.s) \cdot (1 + T2.s) \cdot (1 + T\nu.s)} \cdot$$
Equation 4

and

$$H_C(s) = \frac{A2 \cdot gm_P \cdot RL \cdot ro_I \cdot C2 \cdot s \cdot (I + Tz_I.s)}{(I + TI.s) \cdot (I + Tz_I.s) \cdot (I + T\nu.s)}$$
 Equation 5

10 s being the Laplace constant ($j\omega = j.2\pi f$).

At steady state, where s is substantially zero:

$$Hc(s) = 0$$
 Equation 6

and

$$H_T(s) = H_R(s) = -\frac{ro_1}{R2} \cdot A2 \cdot gm_p \cdot RL$$
 Equation 7

At low frequencies, that is to say slow changes in the signals, the values of T1.s, T2.s, T_L .s, T_V .s, and T_{Z1} .s are all much smaller than 1 and Equation 3 reduces to:

$$H_T(s) = \frac{-\frac{ro_1}{R2} \cdot A2 \cdot gm_p \cdot RL}{(1 + A2 \cdot gm_p \cdot RL \cdot ro_1 \cdot C2 \cdot s)}$$
 Equation 8

The dominant pole is formed by the time constant $A2.gm_p.RL.ro1.C2$. As soon as the factor $A2.gm_p.RL.ro1.C2.s$ is much greater than 1, $H_T(s)$ tends towards

WO 2005/091100 PCT/EP2005/002819

$$H_T(s) = -\frac{1}{R2 \cdot C2 \cdot s}$$
 Equation 9

- 9 -

For frequencies below GBW_C, where the transfer function of the capacitive feedback path falls to 0dB, there is approximate cancellation between the poles of $H_R(s)$ and the poles of $H_C(s)$, producing a linear decline of $H_T(s)$ in a 1st order approximation. The frequency ranges where the 2nd and higher order influence of the poles Tv, T1, Tz1, T2, TL and Tz1 appears are indicated in Figure 7 for one example of implementation of this embodiment of the invention..

5

10

15

It is found that the capacitance of the bypass capacitor CL can be reduced very significantly compared to the regulators of Figures 1 and 3 and, in one example of implementation of an embodiment of the invention, the regulator is found to remain stable with a capacitance CL of 100nF/100mA.

Since the feedback current flows in the resistive feedback path and in the capacitive feedback path in parallel, and the capacitive feedback path forms a very low frequency dominant internal pole, all the sub-dominant poles of the regulator tend to be cancelled. It will be appreciated that this reduces the effect of complex poles, or even eliminates them in practice, increasing design robustness concerning regulation stability.

These factors simplify analysis and design of the regulator as overall constraints can be partitioned at sub-block level, reducing design cycle time.